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Abstract— A static frequency divider constructed with reso-
nant tunneling diodes (RTD’s) in combination with HEMT’s is
proposed and demonstrated. The circuit complexity is reduced
drastically. The proposed circuit is fabricated using InP-based
RTD/HEMT monolithic integration technology. Proper operation
is demonstrated at room temperature by a quasi-static test pat-
tern.
The circuit includes two sub-circuits which behave like D-
latches. Each sub-circuit consists of only three components. This
number of components is one fifth of that required to construct
a D-latch using conventional SCFL technology. The strong non-
linear I V characteristics of RTD’s are fully utilized for this
reduction.
I. INTRODUCTION
HIGH-SPEED digital IC’s have recently reached 40 GHzoperation in static binary frequency dividers using In-
AlAs/InGaAs HEMT’s with 0.1-mm gate length [1], [2]. The
inherent problem with these circuits is the relative increase
in the transmission delay time caused by the interconnection.
One of the approaches to overcome this problem is to re-
duce circuit complexity and interconnection line length. We
propose, and demonstrate here, the use of resonant tunneling
diodes (RTD’s). Static frequency dividers are constructed by
RTD’s in combination with HEMT’s. The circuit complexity is
reduced and the interconnection line length is shortened. The
basic operation mechanism of the present circuit is confirmed.
II. CIRCUITS AND OPERATION MECHANISM
The circuit diagram of the proposed static binary frequency
divider is shown in Fig. 1(a). The divider consists of two sub-
circuits for the first and second logic stages and a conventional
HEMT inverter for the third stage. The output of the third stage
is fed to the first stage. The essential part of the sub-circuit is
composed of a load and driver element as shown in Fig. 1(b).
The load element is an RTD. The driver element is a parallel
connection of an RTD and a HEMT. The driver current of
the sub-circuit can be modulated by the input bias, The
sub-circuit is a monostable-bistable transition logic element, or
MOBILE, which has been applied as a logic gate [3], [4]. The
sub-circuit, with only three components, effectively functions
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Fig. 1. Circuit diagrams: (a) present circuit, (b) sub-circuit, and (c) simplified
circuit.
as a D-latch in the circuit. Three components are far fewer than
the fifteen required to construct a D-latch using conventional
SCFL technology [1], [2].
The sub-circuit operates as follows. The peak of the driver
current is designed to be smaller (larger) than that of the load
current when is in the logic low (high) level, For
appropriately chosen like in Fig. 2(a), two stable
operating points appear for a given for and
, and for and The logic low and high levels
are then assigned to the voltage region around and , and
that around and In contrast, when is i.e., for
example , only one operating point appears for a
given for and for The sub-
circuit operation is summarized by the three principles listed
below, provided that is in the range between and
1) While is , the logic level of remains unchanged.
2) When is is 3) The inverse of appears at
when changes from to
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Fig. 2. Operation mechanism. (a) Load diagram for the sub-circuit: Two
driver characteristics are plotted corresponding to Vin = H and L: The two
load curves correspond to the applied biases of V 0
dd1
and V 0
dd2
: For a given
Vin; there are two stable points when V 0dd = V 0dd1: In contrast, only one
stable point exists when V 0
dd
= V 0
dd2
: (b) Timing diagram for the simplified
circuit [Fig. 1(c)] with definitions of CLK and CLK. The period of CLK is
CLK: The times t1; t2;    t8 are the rising edges or falling edges of CLK or
CLK pulses, and are important for understanding the circuit behavior. A0; A1
and E are node potentials derived by principles 1), 2), and 3) in the text. The
period of double CLK shows the static binary frequency divider operation
of the simplified circuit.
While is transitions between the logic low and
high levels never occur. This is because the variation of
the driver characteristics is limited to the range between the
two curves for and in Fig. 2(a). Thus,
principle 1) is reasonable. Principle 2) is obvious. When
is in the logic low level like , the operating points are
always between zero and , i.e., in the logic low level. For
principle 3), assume is Then, the peak current of
the driver element is larger (smaller) than that of the load
element. During the sweep, the potential drop across
the driver (load) element is smaller than the peak voltage of
that element. Thus, after the change, the operating point
becomes in the logic low (high) level.
Next, the timing diagram of a simplified circuit [Fig. 1(c)]
is discussed. Here, the input signals to the sub-circuits, CLK
and , are assumed as in Fig. 2(b) with a period of
Notice that there are overlapping periods between CLK and
pulses like the period between and The nodes
which play the roles of , and in the sub-circuit,
SC1, are CLK, E (the inverse of , and Those for SC2,
are , and Initially, i.e., at , and are
assumed to be and , respectively. The diagram [Fig. 2(b)]
is derived by applying the above principles to the times when
CLK or varies like , etc.
Fig. 3. Schematic cross section of the present device. InGaAs/InAs/AlAs
resonant tunneling diodes and InAlAs/InGaAs HEMT’s are monolithically
integrated on a semi-insulating InP substrate. Epitaxial layers are grown by
a molecular beam epitaxy method. The RTD junction area is 2  5 m2
and the gate length of the HEMT’s is 0.7 m. The RTD exhibited a high
peak current density of 1:2 105 A/cm2 with a good peak-to-valley current
ratio of 12. The peak voltage was 0.35 V. The HEMT also exhibited a high
transconductance of 900 mS/mm with a threshold voltage of  0.1 V.
At CLK rises from to This means for SC1
rises. Because for SC1, i.e., the inverse of , is at
this moment, for SC1, i.e., becomes (principle
3). This means the input of SC2 changes, because is the
input for SC2 as well. However, the SC2 output, i.e.,
keeps the initial value, (principle 1). Thus, principle 1)
guarantees proper circuit operation by protecting against
being affected by the change itself brings about. At
, i.e., for SC2, falls from to Then, SC2
output, i.e., becomes (principle 2), changing the SC1
input from to Again, principle 1) forbids SC1 output to
change and guarantees stable circuit operation. The behaviors
at can be understood similarly on the basis of the
three principles. At t8, the simplified circuit recovers the initial
state at , showing the period of the circuit is double
Thus, the circuit is a 1/2 frequency divider. In the present
circuit [Fig. 1(a)], the CLK is connected to the gate of a
HEMT inserted between the power supply, , and the sub-
circuit. However, this difference is not essential if the voltage
drop between the source and drain electrodes of the HEMT is
sufficiently large (small) for
III. EXPERIMENTS AND RESULTS
The circuits were fabricated using InP-based RTD and
HEMT integrated device technology [4]. A schematic cross
section is shown in Fig. 3. The double barrier structure for the
RTD’s consists of an InGaAs (1.2 nm)/InAs (2.2 nm)/InGaAs
(1.2 nm) strained well and two AlAs (1.7 nm) barriers sand-
wiching the well. The HEMT structure includes an undoped
InGaAs channel layer. The gate length of the HEMT is 0.7 m.
Fig. 4 shows a proper quasi-static test pattern for a fabricated
static binary frequency divider measured at room temperature.
The present circuit consists of only ten devices. This is in stark
contrast to the up to 30 devices found in a conventional SCFL
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Fig. 4. A quasi-static test pattern demonstrating proper operation for a
fabricated static binary frequency divider. Measurements were preformed at
room temperature. Here, Vout is an inverse of E in Fig. 1(c), because the
output buffer [Fig. 1(a)] inverts the signal.
circuit [1], [2]. This reduction could lead not only to higher-
frequency operation but also to reduced power consumption.
A detailed estimation of the toggle frequency is beyond the
scope of this letter. Here, as a preliminary, we briefly discuss
a switching process at in Fig. 2(b). The behavior is
described as a charging process of three capacitances, ,
and by currents through the two elements, where ,
and are the driver element capacitance between its emitter
and collector electrodes, the load element capacitance, and the
gate capacitance of the next stage HEMT, respectively. The
charging time is approximately given by
where and are the peak currents for the driver and load
elements, respectively, and and are the peak voltages
for these elements. The formula gives a value of around 1 ps,
indicating the potentially high switching speed of this circuit.
The high-speed operation -up to 18 Gb/s—of a flip-flop circuit
including RTD’s has recently been demonstrated [5]. In the
present circuit, is about 1.9 V and static current per sub-
circuit is about 5 mA. Thus the static power consumption for
the two sub-circuits is about 20 mW. The inverter consumes
5 mW, so, the total static power consumption is about 25
mW. We expect the circuit to lead to reduced power at high
frequencies.
IV. CONCLUSIONS
We have described a static binary frequency divider with a
simplified circuit configuration achieved by utilizing the func-
tionality of two series-connected resonant tunneling diodes in
combination with HEMT’s. The proposed circuit was fab-
ricated using InP-based RTD/HEMT monolithic integration
technology, and proper operation was confirmed experimen-
tally at room temperature. The results indicate the circuit
configuration utilizing RTD’s in combination with HEMT’s
is a candidate for extending the frequency range of electron
devices.
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